Search Results for: #MMX

Intel guide for #SIMD intrinsics aka #MMX, #SSE , #AVX and #FMA .

Intel guide for #SIMD intrinsics aka #MMX, #SSE , #AVX and #FMA .

Intel guide for #SIMD intrinsics aka #MMX, #SSE , #AVX and #FMA . Intel Intrinsics Guide The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style functions that provide access to many Intel instructions – including Intel´┐Ż SSE, AVX, AVX-512, and more – without the need to write […]

Posted in gplus.

Stop the Intel-Atom-Bashing! I just read another magazine article about how poor the performance of…

Stop the Intel-Atom-Bashing!

I just read another magazine article about how poor the performance of...

Stop the Intel-Atom-Bashing! I just read another magazine article about how poor the performance of the current #Intel #Atom is supposed to be, and frankly I am sick of it. I will limit my remarks on the netbook variants. First of all I would like to remember every critic that the Atom #CPU is a […]

Posted in gplus.

freshening up some assembly skills, I played around with the mmx and sse(2) transports on my new atom…

freshening up some assembly skills, I played around with the mmx and sse(2) transports on my new atom n570. Below is the fastest memory zeroing I could come up with: void zeromemory(long* addr,long size){ _asm_ _volatile_ ( “shrl $7,%%ecx;n” “pxor %%xmm0,%%xmm0;n” “pxor %%xmm1,%%xmm1;n” “pxor %%xmm2,%%xmm2;n” “pxor %%xmm3,%%xmm3;n” “pxor %%xmm4,%%xmm4;n” “pxor %%xmm5,%%xmm5;n” “pxor %%xmm6,%%xmm6;n” “pxor %%xmm7,%%xmm7;n” […]

Posted in gplus.